

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/855,894	05/15/2001	Xian J. Ning	2001 P 08586 US	1144
7	590 06/06/2			
Slater & Matsil, L.L.P.			EXAMINER	
17950 Preston Suite 1000			UMEZ ERONIN	I, LYNETTE T
Dallas, TX 75	252-5793		ART UNIT	PAPER NUMBER
			1765	4
			DATE MAILED: 06/06/2003	6

Please find below and/or attached an Office communication concerning this application or proceeding.

,		Applicati n No.	Applicant(s)
		1	
Office Action Sum	man/	09/855,894	NING, XIAN J.
Office Action Sum	iliaiy	Examin r	Art Unit
The MAIL ING DATE of the		Lynette T. Umez-Eronini	ith the correspond nc address
eriod for Reply	s communication ap	pears on the cov r sheet w	un the correspond inc. address
A SHORTENED STATUTORY F THE MAILING DATE OF THIS (- Extensions of time may be available under after SIX (6) MONTHS from the mailing dat - If the period for reply specified above is les- If NO period for reply is specified above, the - Failure to reply within the set or extended p - Any reply received by the Office later than t earned patent term adjustment. See 37 CF	COMMUNICATION. the provisions of 37 CFR 1. e of this communication. s than thirty (30) days, a rep e maximum statutory period eriod for reply will, by statut hree months after the mailin	136(a). In no event, however, may a r ly within the statutory minimum of thin will apply and will expire SIX (6) MON e, cause the application to become AE	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
1) Responsive to communic	ation(s) filed on	·	
2a) This action is FINAL.	2b)⊠ Ti	his action is non-final.	
closed in accordance with		rance except for formal ma Ex parte Quayle, 1935 C.	tters, prosecution as to the merits is D. 11, 453 O.G. 213.
Disposition of Claims			
4)⊠ Claim(s) is/are per			
4a) Of the above claim(s)	_	wn from consideration.	
5) Claim(s) is/are allow			
6)⊠ Claim(s) <u>1-17</u> is/are reject			
7) Claim(s) is/are objection			
8)∭ Claim(s) are subjec Application Papers	t to restriction and/o	or election requirement.	
9)☐ The specification is objecte	d to by the Examine	er.	
10) The drawing(s) filed on	is/are: a)□ acce	epted or b) objected to by t	he Examiner.
		ne drawing(s) be held in abey	
11) The proposed drawing corr	ection filed on	_ is: a)□ approved b)□ c	lisapproved by the Examiner.
If approved, corrected draw	ings are required in re	eply to this Office action.	
12) The oath or declaration is o	bjected to by the Ex	xaminer.	
riority under 35 U.S.C. §§ 119 an	d 120		
13) Acknowledgment is made	of a claim for foreig	n priority under 35 U.S.C.	§ 119(a)-(d) or (f).
a)□ All b)□ Some * c)□	None of:		
1. Certified copies of the	ne priority documen	ts have been received.	
2. Certified copies of the	ne priority documen	ts have been received in A	pplication No
	the International Bu	ureau (PCT Rule 17.2(a)).	received in this National Stage received.
_		•	§ 119(e) (to a provisional application).
a) The translation of the 1	foreign language pr	ovisional application has b	een received.
ttachment(s)		p	
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawin Information Disclosure Statement(s) (P		5) Notice of	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)
Patent and Trademark Office O-326 (Rev. 04-01)	Office A	ction Summary	Part of Paper No. 6

Art Unit: 1765

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 2, 5, and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bigelow (US 4,657,629).

As pertaining to claims 1 and 2, Bigelow teaches, substrate 10 may comprise one or more layers of dielectric and interconnect metal (column 3, lines 42-45). Bigelow further teaches photoresist layer 14 is spin coated to cover the underlying semiconductor structure (column 3, lines 57-59), the entire surface 15 of photoresist layer 14 is exposed to UV at a prescribed energy density and time to completely expose the entirety of the thickness of layer 14 (column 3, lines 63-67), and the top layer of photoresist 16 is exposed to ultraviolet radiation 20 through a photolithographic mask 18 having an aperture pattern 19 (column 4, lines 15-19), which reads on,

A method of patterning metal layers of a semiconductor wafer, the method comprising:

depositing a first resist over the second conductive layer;
patterning the first resist with a first pattern;

Art Unit: 1765

depositing a second resist over the first resist; and patterning the second resist with a second pattern.

Bigelow further teaches patterning of the second photoresist layer **16**, the entire structure is subjected to a reactive ion etch (column 4, lines 41-44) and this etching step etches both the top photoresist layer **16** and the underlying thick photoresist layer **14** and transfers the aperture pattern **21** in the top photoresist layer **16** into the thick photoresist layer **14** therebeneath (column 4, lines 41-48). Following complete etching through the pattern **21** into the underlayer **14** (column 4, lines 56-57), which reads on,

simultaneously transferring the first pattern to the first conductive layer and the second pattern to the second conductive layer.

Bigelow differs in failing to teach depositing a first conductive layer over a substrate; depositing an insulating layer over the first conductive layer; and depositing a second conductive layer over the insulating layer, in claim 1.

It is well known in the art that semiconductors are made of more than one dielectric and conductive layers.

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Bigelow by using conventional semiconductors layers to make the semiconductor structure as claimed in the present invention for the purpose of patterning semiconductor having multi-levels.

Art Unit: 1765

Since Bigelow uses two photoresists in patterning dielectric and conductive layers as that of the claimed invention, then using Bigelow's photoresist processing method in the same process as that of the claimed invention would obviously result wherein the insulating layer comprises a capacitor dielectric, wherein transferring the first pattern to the first conductive layer comprises forming bottom metal plates of a MIM capacitor, and wherein transferring the second pattern to the second conductive layer, as in claim 5; and in transferring the first pattern to the insulating layer, as in claim 6.

3. Claims 3 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bigelow ('629) as applied to claim 1 above, and further in view of Lee et al. (US 4,592,132).

Bigelow differs in failing to teach the first resist comprises a negative resist and the second resist comprises a positive resist, in claim 3 and the first resist comprises a positive resist and the second resist comprises a negative resist, in claim 4.

Lee teaches the first and second layers **30** and **38** of photoresist may be both negative or both be positive (column 4, lines 51-53).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Bigelow by using Lee's negative and positive photoresists for the purpose of utilizing a combination of negative and positive photoresist polymers to build up the photoresist to a desired thickness, wherein the solvent in these respective photoresist material do not adversely

Art Unit: 1765

interact with each other and do not tend to dissolve the adjacent negative or positive material (column 2, lines 37-43).

4. Claims 7, 8, 11, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over by Bigelow (US '629).

As pertaining to claims 7 and 8, Bigelow teaches, substrate 10 may comprise one or more layers of dielectric and interconnect metal (column 3, lines 42-45). Bigelow further teaches photoresist layer 14 is spin coated to cover the underlying semiconductor structure (column 3, lines 57-59), the entire surface 15 of photoresist layer 14 is exposed to UV at a prescribed energy density and time to completely expose the entirety of the thickness of layer 14 (column 3, lines 63-67), and the top layer of photoresist 16 is exposed to ultraviolet radiation 20 through a photolithographic mask 18 having an aperture pattern 19 (column 4, lines 15-19), which reads on,

A method of pattering metal layers of a semiconductor wafer,

depositing a first resist over the second conductive layer;

patterning the first resist with a first pattern;

depositing a second resist over the first resist.

Bigelow further teaches patterning of the second photoresist layer **16**, the entire structure is subjected to a reactive ion etch (column 4, lines 41-44) and this etching step etches both the top photoresist layer **16** and the underlying thick photoresist layer **14**, it transfers the aperture pattern **21** in the top photoresist layer **16** into the thick photoresist layer **14** therebeneath (column 4, lines 41-48), which reads on,

Art Unit: 1765

patterning the second resist with a second pattern.

Following complete etching through the pattern **21** into the underlayer **14** (column 4, lines 56-57), reads on,

simultaneously transferring the first pattern to the first conductive layer and transferring the second pattern to the second conductive layer, **in claim 7**; and

wherein transferring the first pattern to the first conductive layer and transferring the first and second pattern comprise exposing the wafer to a reactive ion etch process, in claim 8.

Bigelow differs in failing to teach, the wafer comprising a first conductive layer, an insulating layer disposed over the first conductive layer and a second conductive layer disposed over the insulating layer, in claim 7.

It is well known in the art that semiconductors are made of more than one dielectric and conductive layers.

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Bigelow by using conventional semiconductors layers to make the semiconductor structure as claimed in the present invention for the purpose of patterning semiconductor having multi-levels.

Since Bigelow uses the same method of using two photoresists in patterning dielectric and conductive layers, then using Bigelow's photoresist processing method in the same process as that of the claimed invention would have obviously result in,

wherein the insulating layer comprises a capacitor dielectric, wherein transferring the first pattern to the first conductive layer comprises forming bottom metal plates of a

Art Unit: 1765

MIM capacitor, and wherein transferring the second pattern to the second conductive layer, **as in claim 11**; and further comprising transferring the first pattern to the insulating layer, **as in claim 12**.

Claim Rejections - 35 USC § 103

5. Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bigelow ('629) as applied to claim 7 above, and further in view of Lee ('132).

Bigelow differs in failing to teach the first resist comprises a negative resist and the second resist comprises a positive resist, in claim 9 and the first resist comprises a positive resist and the second resist comprises a negative resist, in claim 10.

Lee teaches the first and second layers **30** and **38** of photoresist may be both negative or both be positive (column 4, lines 51-53).

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Bigelow by using Lee's negative and positive photoresists for the purpose of utilizing a combination of negative and positive photoresist polymers to build up the photoresist to a desired thickness, wherein the solvent in these respective photoresist material do not adversely interact with each other and do not tend to dissolve the adjacent negative or positive material (column 2, lines 37-43).

6. Claims 13, 14, and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bigelow (US '629).

Art Unit: 1765

As pertaining to claims 13, 14, and 17, Bigelow teaches, substrate 10 may comprise one or more layers of dielectric and interconnect metal (column 3, lines 42-45). Bigelow further teaches photoresist layer 14 is spin coated to cover the underlying semiconductor structure (column 3, lines 57-59), the entire surface 15 of photoresist layer 14 is exposed to UV at a prescribed energy density and time to completely expose the entirety of the thickness of layer 14 (column 3, lines 63-67), and the top layer of photoresist 16 is exposed to ultraviolet radiation 20 through a photolithographic mask 18 having an aperture pattern 19 (column 4, lines 15-19), which reads on,

A method of forming capacitive plates of a MIM capacitor, comprising:

depositing a first resist over the second conductive layer;

patterning the first resist with a first pattern;

depositing a second resist over the first resist;

patterning the second resist with a second pattern.

Bigelow further teaches patterning of the second photoresist layer 16, the entire structure is subjected to a reactive ion etch (column 4, lines 41-44) and this etching step etches both the top photoresist layer 16 and the underlying thick photoresist layer 14, it transfers the aperture pattern 21 in the top photoresist layer 16 into the thick photoresist layer 14 therebeneath (column 4, lines 41-48). Following complete etching through the pattern 21 into the underlayer 14 (column 4, lines 56-57), which reads on,

simultaneously transferring the first pattern to the first conductive layer and transferring the second pattern to the second conductive layer.

Bigelow differs in failing to teach,

providing a wafer having a substrate; depositing a first conductive layer on the substrate; depositing a capacitor dielectric layer over the first conductive layer; and depositing a second conductive layer over the capacitor dielectric layer, in claim 11.

It is well known in the art that semiconductors are made of more than one dielectric and conductive layers.

It is the examiner's position that it would have been obvious to one having ordinary skill in the art at the time of the claimed invention to modify Bigelow by using conventional semiconductors layers to make the semiconductor structure as claimed in the present invention for the purpose of patterning semiconductor having multi-levels.

Since Bigelow uses the same method of using a two photoresist in patterning dielectric and conductive layers, then if Bigelow's photoresist processing method is used in the same process as that of the claimed invention, then it would be obvious that using Bigelow's etching method would result in,

further comprising transferring the first pattern to the insulating layer, **as in claim**17.

7. Claims 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bigelow ('629) as applied to claim 13 above, and further in view of Lee (US '132).

Bigelow differs in failing to teach the first resist comprises a negative resist and the second resist comprises a positive resist, in claim 15 and the first resist comprises a positive resist and the second resist comprises a negative resist, in claim 16.

Page 10

Application/Control Number: 09/855,894

Art Unit: 1765

Lee teaches the first and second layers 30 and 38 of photoresist may be both

negative or both be positive (column 4, lines 51-53).

It is the examiner's position that it would have been obvious to one having

ordinary skill in the art at the time of the claimed invention to modify Bigelow by using

Lee's negative and positive photoresists for the purpose of utilizing a combination of

negative and positive photoresist polymers to build up the photoresist to a desired

thickness, wherein the solvent in these respective photoresist material do not adversely

interact with each other and do not tend to dissolve the adjacent negative or positive

material (column 2, lines 37-43).

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Lynette T. Umez-Eronini whose telephone number is

703-306-9074. The examiner is normally unavailable reached on the First Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Benjamin Utech can be reached on 703-308-3836. The fax phone numbers

for the organization where this application or proceeding is assigned are 703-872-9310

for regular communications and 703-872-9311 for After Final communications.

ltue

June 2, 2003

GEORGE GOUDREAU PRIMARY EXAMINER